Redmond, WA

Salary
—
Posted
Jul 30, 2026
Location
Redmond, WA
Last confirmed open
Sep 24, 2026

What this job asks for AI summary

This role focuses on owning the integration, validation, and debugging of system firmware and software across an AI server platform — spanning components such as SoC firmware, BIOS, BMC, drivers, and rack management. The engineer will build and maintain validation plans, automated test pipelines, and health dashboards, while serving as the go-to expert for platform-level issues. It suits a deeply experienced embedded systems engineer comfortable working across hardware, firmware, and software layers.

Senior level · 8+ years

Must have (3)
Python, C or C++CI/CDJTAG
Nice to have (5)
BIOSBMCFPGAOscilloscopeLogic Analyzer

“or” means any one of them counts — you don't need all of them.

We read this from the posting text with AI. Skim the description below before ruling yourself out.

How this req sits in the market our data

What gives you an edge
JTAG2%

Rare in this occupation — lead with these, and say what you built with them.

What won't set you apart
Python51%C51%C++51%CI/CD45%

Most people in this occupation already list these. Still required — just not what gets you shortlisted.

What the occupation pays Median $106,594 (middle half $82,076–$136,109).

Estimated from BLS employment for this occupation and area, per-skill prevalence across our listing corpus, and published wage benchmarks — as of Aug 1, 2026. It is a model, not a headcount.

Why we read it this way (6)

The degree requirement accepts equivalent experience in lieu of any formal degree, so no minimum degree is flagged as a hard gate.

The posting states 12+ years of experience in validation/integration/debugging of embedded systems as a separate, more specific experience requirement beyond the degree-linked minimums (8+ years for a Bachelor's). The role-level minimum is set to 8 years to reflect the lowest stated threshold, but the 12+ years domain-specific figure is a strong signal this targets a very experienced Senior engineer.

Python, C, and C++ are listed together as interchangeable programming options ('Python or C or C++'); they are captured as a single requirement with alternatives rather than three separate hard gates.

Hardware debuggers (JTAG, Oscilloscope, Logic Analyzer) are listed under a 'Knowledge of' framing rather than firm gating language, so they are marked as preferred. JTAG is the most concrete named tool and is listed first.

BIOS, BMC, and FPGA appear in narrative/context descriptions of the platform environment rather than in an explicit requirements gate, so they are marked as preferred.

The role blends firmware integration/development with validation and QA; 15-1253 (Software QA Analysts and Testers) is the primary classification given the dominant focus on validation plans, test content, and debugging pipelines, with 15-1252 (Software Developers) as a close runner-up due to the firmware development and automation engineering scope.

Read the full posting

The employer publishes the full description on their own site — read it there ↗. Or sign in to read it here — it's free, and it also lets you track this application.

Apply

Apply on employer site ↗